When I2S is setup for DMA channel interrupts, what initiates the DMA transfer? Does it watch the SPIXSTAT register to determine when the buffer is full? I ask because, if the DMA module watches some sort of flag, I want to toggle that flag through the sim..
↧